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Abstract This article presents a fully on-chip low-power
LDO voltage regulator dedicated to remotely powered
wireless cortical implants. This regulator is stable over the
full range of alternating load current and provides fast load
regulation achieved by applying a time-domain design
methodology. Moreover, a new compensation technique is
proposed and implemented to improve PSRR beyond the
performance levels which can be obtained using the stan-
dard cascode compensation technique. Measurement
results show that the regulator has a load regulation of
0.175 V/A, a line regulation of 0.024%, and a PSRR of 37
dB at 1 MHz power carrier frequency. The output of the
regulator settles within 10-bit accuracy of the nominal
voltage (1.8 V) within 1.6 ls, at full load transition. The
total ground current including the bandgap reference circuit
is 28 lA and the active chip area measures 290 lm 9
360 lm in a 0.18 lm CMOS technology.
Keywords LDO voltage regulator  PSRR 
inductive link  Cortical implants
1 Introduction
Minimally invasive monitoring of the electrical activity of
specific cortical areas using implantable microsystems
offers the promise of diagnosing neurological diseases, as
well as detecting and identifying neural activity patterns
which are specific to a behavioral phenomenon. Neural
pattern classification and recognition require simultaneous
recording from a large number of neurons [1–3]. However,
extensive recording in-vivo requires full compliance with
strict safety requirements. For example, the maximum
temperature increase in brain tissue due to the operation of
the implant should be kept at less than 1C [4]. This
requirement constrains the maximum allowable power
dissipation in the implant, which reaches at most 4 to 5 mA
drawn from a 1.8 V supply [5]. Moreover, electromagnetic
absorption in the brain tissue also causes further tempera-
ture increase, which puts a constraint on the carrier fre-
quency of the power link. Generally, this frequency is
chosen in the range of 1 to 10 MHz in order to keep the
absorption at minimum [6]. For this application, a 1 MHz
power carrier frequency is chosen, which also decreases the
interference between the power link and the data link
(tuned at 40 MHz), as a benefit of the wider frequency
separation [7]. Furthermore, biocompatibility of the pack-
age and the size of the implant should also be taken into
account in order to avoid any adverse health effects. Spe-
cifically, the size constraint limits the number of discrete
components and the chip area.
Figure 1 shows the block diagram of the wireless brain
data acquisition system, which is composed of two main
parts, the external reader and the implanted system. The
external reader sends wireless power and control infor-
mation to the implant, whereas the implanted device
records the neural activity of a specific area of the brain
and sends recorded data to the external system, again via
inductive coupling. The far-field controller located in
the external module communicates with a host computer
or health center for chronical monitoring. The implantable
IC includes a power conversion chain (PCC), a data
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acquisition block, and a transmitter. The issues related to
wireless power transmission and inductive link design have
been tackled in other publications by the authors, and will
not be discussed here [7–9]. The PCC, which is enclosed in
the shaded box of Fig. 1, is composed of a resonance tank,
a rectifier and a voltage regulator. The resonance tank is
tuned to 1 MHz, which is the carrier frequency of the
inductive link. Further in the PCC chain, the voltage rec-
tifier performs the AC/DC conversion and finally, the
voltage regulator filters out residual ripples.
The voltage regulator is a key element of the PCC,
which should exhibit high PSRR at carrier frequency, low
standby current, low drop-out voltage, monolithic integra-
tion, and stable operation at low load current [10, 11].
Moreover, the output of the voltage regulator is directly
used as a reference voltage for analog blocks, including a
10-bit SAR ADC where high accuracy as well as fast line
and load transient responses are also extremely important.
In absence of this condition, dedicated voltage buffers are
required to provide accurate reference voltages which may
increase the system total power consumption.
Conventional voltage regulators typically use a large
off-chip capacitor, of up to 10 lF, as a critical element for
regulation and stability [12, 13]. Thus, they are not suitable
for implantable applications considering the area/volume
constraints. Recently, several techniques have explored the
effectiveness of fully on-chip solutions. Nonetheless,
existing solutions only partially address the aforemen-
tioned issues. The damping frequency compensation tech-
nique provides high PSRR (-30 dB at 1 MHz) in [14], but
the regulator is unstable at low load current. In [15], a
derivative feedback path guarantees the stability at the
expense of additional active circuitry and a ground current
of 65 lA. Cascode compensation with dynamic bandwidth
boosting is proposed in [16], which guarantees stability
over the full range of alternating load current, at the cost of
increased power consumption.
In this paper, we demonstrate that a symmetric single-
ended cascode compensation technique can be used to
stabilize the regulator over the full range of alternating load
current, thereby eliminating the need of any additional
active circuitry [15] or a dynamic bandwidth boosting
technique [16]. In order to minimize the ground current,
optimum pole-zero allocation of the loop gain transfer
function has been investigated in time domain rather than
in the frequency domain. Moreover, a novel technique is
introduced to enhance the PSRR beyond the performance
which can be achieved using classical cascode compensa-
tion technique.
This paper is organized as follows. Section 2 describes
the proposed voltage regulator. In Sect. 3, the bandgap
reference circuit including the power-on-reset and start-up
circuitry is presented. Section 4 presents measurement
results of the standalone voltage regulator and character-
ization results with the inductive power link, and Sect. 5
concludes the paper.
2 Proposed voltage regulator
Figure 2a shows the overall architecture of the on-chip
voltage regulator. No external component is required in this
architecture, which reduces the total cost and facilitates the
system installation in-vivo. In order to keep voltage over-
shoots and undershoots reasonably bounded in conditions of
fast load transients, a 100 pF MOS capacitor is integrated
on-chip at the output of each regulator stage to act as an
instantaneous charge source. Larger values of the on-chip
load capacitances reduce the voltage overshoots and
undershoots in large load transitions at the cost of reduced
phase margin and stability. The supply voltage denoted as
Vripple is provided by the rectifier output, and can be as low
as 2.1 V in order to provide an output voltage, Vout ¼ 1:8 V,
while maintaining the PSRR performance. A closed-loop
power control circuitry is indispensable to control the power
delivered by the external class-E power amplifier driving
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the primary power coil, in order to guarantee a minimum
value of 2.1 V at the output of the rectifier [9].
Two-stage cascaded regulation is used and both stages
are identical, only differing in their reference voltages
VREF1 and VREF2. The cascaded regulator architecture
benefits from enhanced PSRR at the cost of an increased
voltage drop and a degraded power efficiency of the volt-
age regulator. Sub-threshold MOS transistors are utilized
as a feedback network instead of conventional polysilicon
or N-well resistors in order to save standby current and
silicon area. The number and size of the devices control the
standby current passing through the MOS transistors lad-
der. The worst-case design scenario in terms of stability
(slow process corner) is used to guarantee enough phase
margin of the loop. A larger standby current value (several
hundreds of nano-amperes) in fast process corners enhan-
ces the stability, and is negligible in comparison with the
bandgap current flowing through the pass transistor MP.
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Indeed, the bandgap current drained through the pass
transistors provides enough phase margin to guarantee
stability, even at no load condition.
A bandgap reference circuit with dynamic power-on
reset circuitry is used to generate the required reference
voltages and currents. The bandgap is supplied from the
regulator output, which mitigates the need for high PSRR
reference voltage generation.
Figure 2b shows the circuit schematic of the first stage,
including the improved frequency compensation and PSRR
enhancement circuitry, which is shown in the shaded box.
The reference current IREF1 provided by the bandgap ref-
erence is fed to the bias circuitry, which in turn generates
the bias voltages Vb13. The bias circuit is not shown, for
the sake of simplicity. The core of the error amplifier
consists of a single-ended telescopic cascode amplifier
using Cc1 and M2b as compensation network. Since the
source terminal of M2b is a low-impedance node, Cc1
operates as a derivative element and provides fast feedback
in current mode (i  Cc1  dVout=dt) [16]. However, this
compensation technique creates asymmetric left-half plane
(LHP) and right-half-plane (RHP) zeros with varying load,
which degrades the transient response. Dynamic bandwidth
boosting proposed in [16] pushes these asymmetric LHP/
RHP zeros to higher frequencies when the load current
increases, at the cost of increasing ground current. Another
solution suitable for avoiding these asymmetric zeros con-
sists of canceling the feed-forward path created by the
compensation capacitor Cc1, using a dedicated active
pseudo-differentiator feedback at the cost of increased power
consumption [15]. In this work, we propose a simple passive
solution making use of Cc2 as an auxiliary compensation
capacitor, which does not cause any power penalty.
2.1 Frequency response
As schematically depicted in Fig. 3, two issues emerge in
the frequency and time-domain analysis of on-chip regu-
lators when the off-chip capacitor is eliminated or replaced
with a small on-chip integrated capacitor. In frequency
domain, the dominant pole cannot be placed at the output
of the regulator. Thus, an effective compensation technique
is required to place the dominant pole inside the loop, and
move the parasitic pole located at the output to high fre-
quencies. In time domain, large overshoots and under-
shoots appear in the load transient response due to the lack
of instantaneous charge source [15]. Therefore, a fast
feedback network is necessary to adapt the gate voltage of
the pass transistor.
Considering the pass transistor in Fig. 2b as a single-
stage common-source amplifier, the complete circuit acts
as a two-stage amplifier with very large variation of the
DC operating point of the second stage. Cascode
compensation, which is more effective than Miller com-
pensation [17], stabilizes the loop in spite of this large
variation of the DC operating point. Figure 4 shows the
equivalent small-signal model of the voltage regulator
excluding the PSRR booster. The resistor r1 corresponds to
the equivalent lumped output resistance at node x2b of
Fig. 2b, RL and CL are the equivalent output resistance and
capacitance, gm1, gm2, gm4, and gmp represent the trans-
conductance of M1a;b, M2a;b, M4a;b and Mp respectively.
The parasitic capacitances cgs and cgd, refer to the parasitic
gate capacitances of the pass transistor Mp. It can be easily
shown that without the auxiliary compensation capacitor
Cc2 and considering that CL [ Cc1 þ cgd, the open-loop
transfer function is expressed as follows:
HðSÞ ¼ gm1r1  gmpRL 1þ b1Sþ b2S
1þ a1Sþ a2S2 þ a3S3 ð1Þ
where
b1  Cc1
2gm2
; b2 ¼  Cc1c1
2gm2gmp
;
a1 ¼ r1 Cc1 þ cgd
 
gmprp þ Cc1
gm2
þ r1c1 þ RLCL
a2 ¼ r1c1RLCL þ RLCL Cc1
gm2
þ r1 c1 þ gmprpcgd
 Cc1
gm2
;
a3 ¼ c1r1CLRL Cc1
gm2
ð2Þ
and c1 ¼ cgs þ cgd. Since gmp [ gm2 and Cc1 [ c1, two
asymmetric zeros are created in the open-loop transfer
function:
xz1   1sz1 ¼ 
2gm2
Cc1
; xz2   1sz2 ¼
gmp
c1
ð3Þ
Increasing the load current, and consequently gmp, the
RHP zero and the non-dominant pole formed at the circuit
output move to higher frequencies, while the unity-gain
frequency and the LHP zero almost remain unchanged.
This results in an excess phase injected into the loop at
large load currents, which dramatically slows down the
transient response. Figure 5a illustrates the frequency
response of the loop at no-load and full-load (4 mA) con-
ditions. The observed large peaking of the phase response
at full-load state seen in this figure confirms the afore-
mentioned statements. This issue could be mitigated by
pushing the LHP zero to high frequencies when load cur-
rent increases, at the cost of increased power dissipation
[16]. The proposed solution in this study consists of using
an auxiliary capacitor Cc2. Using Cc2 ¼ Cc1 ¼ Cc, the
resultant transfer function sees its poles remaining
unchanged, while zeros relocate to the following sym-
metrical locations:
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x
0
z1;z2 ¼ 
1
s0z1;z2
¼ 
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2gm2gmp
c1Cc1
r
ð4Þ
It is quite obvious that by increasing the load current, and
consequently gmp, the zeros are moved to higher frequen-
cies at identical rate. This improvement is illustrated in
Fig. 5b, where increasing the load current is observed to
have a negligible effect on the phase margin and the related
transient response.
2.2 Design methodology
Since the output of the voltage regulator is used as a ref-
erence voltage for analog blocks, the transient response and
settling behavior are very critical. Special considerations
are necessary to find an optimum solution in terms of
power and speed. In this study, a time-domain design
methodology is developed, which results in minimum
power consumption for a desired settling behavior. Fig-
ure 6 shows the open-loop pole-zero location of the system
transfer function derived in (1) and the corresponding
closed-loop pole-zero location. The closed-loop transfer
function is analyzed in order to characterize the transient
response of the regulator.
HclðSÞ ¼ 1b0
1þ s0z1S
 
1þ s0z2S
 
1þ 1xcl S
 
1þ 2nxn Sþ 1x2n S2
  ð5Þ
where b0 is the feedback factor (here b0 = 0.5), s0z1 and s
0
z2
are time constants related to the symmetric zeros in (4).
The real pole, xcl, natural frequency, xn, and damping
factor, n, are related to circuit parameters as follows:
xcl  b0
gm1
Cc1
; xn 
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
gm2gmp
c1CL
r
; n  1
2
A
ﬃﬃﬃﬃ
s2
s3
r
þ B
ﬃﬃﬃﬃ
s3
s2
r 
ð6Þ
where
s2 ¼ c1
gm2
; s3 ¼ CL
gmp
; A ¼ 1
gmpRL
; B ¼ 1
gm2r1
þ c1
Cc1
ð7Þ
The transient behavior of the regulator is characterized by
its step response and its associated settling error. The
percentage settling error at the regulator output at a specific
time ts is expressed in (8). For simplicity, the effect of the
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zeros in (5) is ignored; still, a closed-form mathematical
expression of the settling error in presence of the zeros can
be expressed, at the cost of increased mathematical
complexity.
ess ¼ IfullDt
CLVout
(
eanxnts
1 2an2 þ a2n2 þ
anenxnts
1 2an2 þ a2n2
 2nþ anð ÞCos xnts
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
1 n2
q 	
:
þ 1 2n
2 þ an2
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
1 n2
p
 !
Sin xnts
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
1 n2
q #)
ð8Þ
where a ¼ xcl=nxn is the ratio of the real pole to the real
part of the complex pole as shown in Fig. 6b, Vout = 1.8 V
is the nominal output voltage, IFull = 4 mA refers to the
instantaneous full-load current drained from the output, and
Dt is the rising time of the transient load current. A two-
step optimization process adapted from [18] is used to
derive the optimum parameters a and n. Figure 7 shows the
percentage of the settling error versus the normalized
parameter xnts. The optimization is performed in the fol-
lowing two steps. In the first step, the optimum damping
factor n is obtained for a fixed value of a. The optimum
value is the one which minimizes the power consumption
(xnts) for a given settling accuracy. In the second step, the
damping factor n is fixed to the optimum value obtained in
the first step, and parameter a is optimized. The optimi-
zation process results in n = 0.55 and a = 1.1 for 10-bit
accuracy (0.1% settling error) and minimum power con-
sumption. The sensitivity of the settling accuracy to pole-
zero locations, n and a, should also be taken into account
during the optimization process. Increasing the damping
factor of complex poles n, the less sensitive settling
behavior is achieved at the cost of increased power con-
sumption for a given speed requirement, ts. Given the
optimum pole-zero location parameters xnts, a, and n, the
values of circuit parameters in (6) and (7) are derived.
2.3 Power supply rejection ratio
PSRR is one of the most important specifications for
remotely powered implantable devices, especially at the
frequency of the power carrier. Special considerations have
to be taken into account both at the circuit and system
levels. Multistage voltage regulation and supplying the
bandgap reference from the regulated voltage are imple-
mented as system-level solutions.
At circuit level, the architecture of the error amplifier
and the compensation scheme affect PSRR. Cascode
compensation is not only effective in terms of pole splitting
in comparison to Miller compensation, but also is benefi-
cial in terms of PSRR [17]. In this work, a new technique is
proposed which improves PSRR beyond the performance
which can be achieved by cascode compensation. The
circuit is shown in the shaded box of Fig. 2b, which is
referred to as PSRR booster. The simplified circuit sche-
matic of the regulator and small-signal model of the PSRR
booster are shown in Fig. 8. In this model, Cps is the
equivalent compensation capacitor formed by CM1 and
CM2, rp indicates the output resistance of the pass transistor
Mp, and RL stands for the equivalent load resistance.
Intuitively, a gate-source voltage fluctuation of Mp due to
supply noise is reduced by reproducing the supply noise
at the gate terminal of Mp. Since Cps 	 Cc1, the main
frequency response of the error amplifier is not affected.
HpsðSÞ ¼ VoutðSÞ
VddðSÞ  gmpRL 
1þ Ccgm2 S
 
1þ c0Sð Þ
1þ a1Sþ a2S2 þ a3S3 ð9Þ
where
c0 ¼ c Cps  gmprp
1þ gmprp
 
r1 þ Cps
gm2
;
c ¼ cgdp þ cgsp
1þ gmprp
 
r1
ð10Þ
Without compensation (Cps = 0 and c ¼ c0), the dominant
zero is determined by the time constant c. When the
(a) (b)
Fig. 6 Pole-zero location of the voltage regulator, a open-loop, b closed-loop
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compensation technique is applied, the negative time
constant formed by Cps is subtracted from the time
constant of the dominant zero. Consequently, the
dominant zero moves to higher frequencies resulting in
higher roll-up frequency. The optimum value of Cps tracks
the time constant represented by c under process and load
variations.
Cps ¼
cgdp 1þ gmprp
 
gmprp
þ cgsp
gmprp
 cgdp no load; gmprp 
 1
2cgdp þ cgsp full load; gmprp  1


ð11Þ
Obviously, the optimum value of Cps depends on the load
current. Thus, an adaptive compensation network is
required. Fig 2b shows the adaptive compensation tech-
nique realized by a two-level adaptation circuit M613, with
a level-switching threshold load current at 1.6 mA. Tran-
sistor M14 acts as a control switch: when the control signal
CTR_PSRR is low, the proposed technique is applied; other-
wise it is disabled. A very small fraction of the pass current
(0.1%) is copied by M10 and is compared with the refer-
ence current of M7. If it exceeds 1.6 mA, CM2 is activated;
otherwise only CM1 is operational. M6 limits the maximum
short-circuit current of M1112 to a reasonable value of
1.6 lA at the switching point.
3 Bandgap reference
The reference voltages and currents required for error
amplifiers are provided by a bandgap reference shown in
Fig. 9 with start-up and power-on-reset circuitry. The ref-
erence voltages are achieved by summation of two PTAT
and CTAT currents I1 and I2 [19]. Resistor R6 is used to
alleviate the need for a dedicated bias circuit to generate
Vp2, and resistor R7 is used to improve the matching in the
current mirrors and enhance the PSRR of the bandgap
reference; M6a;b provide the reference bias current needed
in the bias circuit of the error amplifiers; and finally, the
current copied through M4 generates reference voltages of
0.9 V and 0.975 V. The ratio of the R1 and R3 and aspect
ratios of m and n are chosen such that first order thermal
compensation is achieved.
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A start-up and power-on-reset circuit is essential in
order to avoid the second stable operating point of the
bandgap (I1 ¼ I2 ¼ 0), and provide the initial power supply
for the bandgap. M811 generates the differential control
signals for the start-up and power-on-reset circuit. Con-
currently, it also acts as a low-to-high voltage converter to
cancel the static current in normal operation. The low-level
supply required by M11 is provided by the subthreshold
MOS ladder M1520. A careful sizing of the devices is
required to prevent a large current increment through the
MOS ladder in fast corners of the process. M12 acts as start-
up device and M1314 along with R89 constitute the
power-on-reset circuit. When the power supply is rising,
VREF2 is low, and the gate voltage of M1213 increases
while the gate voltage of M14 remains low. Then, M12 pulls
the gate voltage of M1 up. In the meantime, the core of the
bandgap circuit is supplied by the voltage provided by the
resistor ladder R89. When VREF2 reaches close to 0.9 V,
the latched inverter M89 turns M1214 off and M13 shuts
down the static current flowing through R89. The ratio of
R89 is chosen such that zero voltage switching can take
place for increased reliability.
4 Experimental results
4.1 Stand-alone voltage regulator characteristics
The regulator circuit has been realized in a 0:18lm CMOS
technology, and experimentally characterized [20]. Fig-
ure 10 shows the microphotograph of the voltage regulator
with an active chip area of 290 lm 360 lm, which is
dominated by on-chip MOS capacitors.
Figure 11 shows the measured supply voltage gain at
2 mA load current. Without boosting, PSRR is 33.7 dB at
1 MHz, while it reaches 37 dB when the boosting tech-
nique is applied which shows 3.3 dB improvement. The
PSRR improvement obtained at 1 MHz in post-layout
simulations is 8.3 dB. The measured improvement is 5 dB
less than values predicted from simulations, due to extra
parasitic capacitance on the gate node of pass transistor
Mp. Figure 12 shows the measured supply voltage gain
versus load current at 1 MHz. PSRR improvement is pre-
served through the entire dynamic range of the load current
by using two-level adaptation, with a switching point
centered at 1.6 mA.
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Figure 13 shows the measured load transient response
when the load current increases from 0 to 4 mA within
200 ns. The settling time for 0.1% accuracy is 1:6 ls,
which enables the use of this unit as a reference voltage for
an embedded 10-bit ADC. The measured load regulation is
0.7 mV for a 4 mA load current. Figure 14 shows the line
transient response measured for 400 mVpp steps with 2 ls
rise and fall time in full-load condition. The worst-case line
regulation measured in this experiment is 97 lV=400 mV,
which is a promising result for burst-mode powering
applications such as inductively powered circuits.
The measured output spot noise is 1:1 lV=
ﬃﬃﬃﬃﬃ
Hz
p
at
100 Hz and decays to 390 nV=
ﬃﬃﬃﬃﬃ
Hz
p
at 100 kHz. The total
current sink from the 2.1 V rectifier output is 28 lA, where
the major contributor is the bandgap reference circuit
which consumes 16 lA. Table 1 shows the summary of the
results and comparison with the state-of-the-art published
on-chip voltage regulators, demonstrating the optimal
applicability of the proposed regulator for implantable
applications, where low-power consumption, small silicon
area, high PSRR, and good line/load regulation are
demanded.
4.2 Characteristics with the inductive link
The voltage regulator is also characterized with the
inductive power link presented in [8]. Figure 15 shows the
measurement setup for the inductive power link. It is
composed of power coils, a matching network, a rectifier,
and the on-chip voltage regulator. The matching network is
used to enhance the overall power transfer efficiency and
boost the voltage amplitude of the power carrier at the
input of the voltage rectifier. The power carrier is applied
to the input of the inductive link using an off-the-shelf
unity-gain buffer, and the load of the regulator is adjusted
with a variable resistor.
1k 10k 100k 1M
-90
-80
-70
-60
-50
-40
-30
-20
-33.7 dB
M
ag
ni
tu
de
 (d
B)
Frequency (Hz)
 Not boosted
 Boosted
-37 dB
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Fig. 13 Measured load transient response when load current rises
from 0 to 4 mA within 200 ns
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Fig. 14 Measured line transient response in full load condition
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The coils of the inductive link are fabricated on printed
circuit boards. Figure 16 shows the photograph of the
orthogonally arranged power and data coils [7]. The
implanted power coil measures 10 mm  10 mm and has
an inductance of 673.2 nH, while, the external reader power
coil occupies a 42 mm  42 mm area and has inductance
of 86:7 lH. The coils are placed at a distance equal to 5 mm
with a measured coupling factor of approximately 0.12 for
dry air interface. The rectifier and matching network are
implemented on the backside of the implanted power coil
using off-the-shelf components. The complete package for
the cortical implant is presented in [9].
Figure 17 shows the transient response of the voltage
regulator powered with the inductive link for a 1.83 mA load
current. The input of the voltage regulator is kept at 2.2 V in
this measurement. The maximum ripple voltage at the output
is measured as 1.88 mV when the voltage regulator operates
with the inductive power link. The voltage regulator effi-
ciency is measured to be 80% on the overall range, and the
maximum power transfer efficiency achieved from the
complete inductive link is 17.4%, which is dominated by the
resistive losses of the coils and the small coupling factor.
5 Conclusion
A fully on-chip LDO voltage regulator for remotely pow-
ered cortical implants is presented. The regulator circuit
Table 1 Summary of performance and comparison with other works
Parameter [2] [3] This work
Technology (CMOS) 0.6 lm 0.35 lm 0.18 lm
Drop voltage 200 mV 200 mV 300 mV
Ground current 38 lA 65 lA 28 lA
Bandgap included yes no yes
Load regulation – 40 mV/50 mA 0.7 mV/4 mA
Line regulation 0.15% 0.3% 0.024%
Stability range IL [ 10 mA Full load Full load
Settling time 2 ls 15 ls 1.6 ls
Accuracy Not mentioned Non mentioned 10-bit
PSSR at
1 kHz 60 dB 57 dB 70 dB
1 MHz 30 dB – 37 dB
Spot Noise at
100 Hz 1:8lV=
ﬃﬃﬃﬃﬃ
Hz
p
4:6lV=
ﬃﬃﬃﬃﬃ
Hz
p
1:1lV=
ﬃﬃﬃﬃﬃ
Hz
p
100 kHz 380nV=
ﬃﬃﬃﬃﬃ
Hz
p
630nV=
ﬃﬃﬃﬃﬃ
Hz
p
390nV=
ﬃﬃﬃﬃﬃ
Hz
p
Active chip area 568 lm 9 541 lm 538 lm 9 538 lm 290 lm 9 360 lm
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VDD,imp
Vbandgap
k
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Rectifier
Voltage 
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Rload
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Fig. 15 Measurement setup for the inductive power link
Power coil
Data coil
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Fig. 16 Photograph of the orthogonally arranged power and data
coils for the implantable side [7]
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Fig. 17 Measured transient response of the voltage regulator pow-
ered with the inductive link
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design features an improved symmetric single-ended cas-
code compensation, which guarantees the stability through
the full load current range. Moreover, a novel technique is
introduced to boost the PSRR compared to conventional
cascode compensation technique. A load regulation of
0.175 V/A and a line regulation of 0.024% have been
measured. The regulator is stable through the full load
range and settles within 10-bit accuracy of the nominal
voltage within 1:6 ls under full load current transition. The
PSRR at 1 MHz is measured at 37 dB using the proposed
PSRR booster circuit. The regulator is fabricated in a
0:18 lm CMOS technology and drains 28 lA from the
supply. The active chip area is 0:105 mm2. The proposed
voltage regulator is experimentally characterized with an
inductive power link with small form factor developed for
implantable applications. The measured power transfer
efficiency is 17.4%, which is limited by the small coupling
factor and resistive losses in primary and secondary coils.
With these characteristics, the presented regulator is
uniquely suitable for implanted applications where highly
accurate and stable reference voltages are needed.
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